FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Remove unused code

Browse Source
This commit is contained in:
Alex Forencich 2019-06-16 15:38:35 -07:00
parent 938479c246
commit 4f97303e44
2 changed files with 0 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
rtl/axis_xgmii_rx_32.v
View File

@ -221,9 +221,7 @@ eth_crc_32 (
);
// detect control characters
reg [3:0] detect_start;
reg [3:0] detect_term;
reg [3:0] detect_error;
reg [3:0] detect_term_save;
@ -231,46 +229,37 @@ integer i;
always @* begin
for (i = 0; i < 4; i = i + 1) begin
detect_start[i] = xgmii_rxc_d0[i] && (xgmii_rxd_d0[i*8 +: 8] == XGMII_START);
detect_term[i] = xgmii_rxc_d0[i] && (xgmii_rxd_d0[i*8 +: 8] == XGMII_TERM);
detect_error[i] = xgmii_rxc_d0[i] && (xgmii_rxd_d0[i*8 +: 8] == XGMII_ERROR);
end
end
// mask errors to within packet
reg [3:0] detect_error_masked;
reg [3:0] control_masked;
reg [3:0] tkeep_mask;
always @* begin
casez (detect_term)
4'b0000: begin
detect_error_masked = detect_error;
control_masked = xgmii_rxc_d0;
tkeep_mask = 4'b1111;
end
4'bzzz1: begin
detect_error_masked = 0;
control_masked = 0;
tkeep_mask = 4'b0000;
end
4'bzz10: begin
detect_error_masked = detect_error[0];
control_masked = xgmii_rxc_d0[0];
tkeep_mask = 4'b0001;
end
4'bz100: begin
detect_error_masked = detect_error[1:0];
control_masked = xgmii_rxc_d0[1:0];
tkeep_mask = 4'b0011;
end
4'b1000: begin
detect_error_masked = detect_error[2:0];
control_masked = xgmii_rxc_d0[2:0];
tkeep_mask = 4'b0111;
end
default: begin
detect_error_masked = detect_error;
control_masked = xgmii_rxc_d0;
tkeep_mask = 4'b1111;
end

15
rtl/axis_xgmii_rx_64.v
View File

@ -241,9 +241,7 @@ eth_crc_64 (
);
// detect control characters
reg [7:0] detect_start;
reg [7:0] detect_term;
reg [7:0] detect_error;
reg [7:0] detect_term_save = 8'd0;
@ -251,66 +249,53 @@ integer i;
always @* begin
for (i = 0; i < 8; i = i + 1) begin
detect_start[i] = xgmii_rxc_d0[i] && (xgmii_rxd_d0[i*8 +: 8] == XGMII_START);
detect_term[i] = xgmii_rxc_d0[i] && (xgmii_rxd_d0[i*8 +: 8] == XGMII_TERM);
detect_error[i] = xgmii_rxc_d0[i] && (xgmii_rxd_d0[i*8 +: 8] == XGMII_ERROR);
end
end
// mask errors to within packet
reg [7:0] detect_error_masked;
reg [7:0] control_masked;
reg [7:0] tkeep_mask;
always @* begin
casez (detect_term)
8'b00000000: begin
detect_error_masked = detect_error;
control_masked = xgmii_rxc_d0;
tkeep_mask = 8'b11111111;
end
8'bzzzzzzz1: begin
detect_error_masked = 0;
control_masked = 0;
tkeep_mask = 8'b00000000;
end
8'bzzzzzz10: begin
detect_error_masked = detect_error[0];
control_masked = xgmii_rxc_d0[0];
tkeep_mask = 8'b00000001;
end
8'bzzzzz100: begin
detect_error_masked = detect_error[1:0];
control_masked = xgmii_rxc_d0[1:0];
tkeep_mask = 8'b00000011;
end
8'bzzzz1000: begin
detect_error_masked = detect_error[2:0];
control_masked = xgmii_rxc_d0[2:0];
tkeep_mask = 8'b00000111;
end
8'bzzz10000: begin
detect_error_masked = detect_error[3:0];
control_masked = xgmii_rxc_d0[3:0];
tkeep_mask = 8'b00001111;
end
8'bzz100000: begin
detect_error_masked = detect_error[4:0];
control_masked = xgmii_rxc_d0[4:0];
tkeep_mask = 8'b00011111;
end
8'bz1000000: begin
detect_error_masked = detect_error[5:0];
control_masked = xgmii_rxc_d0[5:0];
tkeep_mask = 8'b00111111;
end
8'b10000000: begin
detect_error_masked = detect_error[6:0];
control_masked = xgmii_rxc_d0[6:0];
tkeep_mask = 8'b01111111;
end
default: begin
detect_error_masked = detect_error;
control_masked = xgmii_rxc_d0;
tkeep_mask = 8'b11111111;
end