FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Use available python 3

Browse Source
This commit is contained in:
Alex Forencich 2021-12-27 16:52:17 -08:00
parent 1f80696b55
commit 5cf2bcec4d
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tox.ini
View File

@ -1,11 +1,11 @@
# tox configuration
[tox]
envlist = py39
envlist = py3
skipsdist = True
[gh-actions]
python =
3.9: py39
3.9: py3
[testenv]
deps =