FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Change default data width

Browse Source
This commit is contained in:
Alex Forencich 2014-09-30 17:51:24 -07:00
parent fc304ed1ba
commit 6ab2a86e13
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axis_register_64.v
View File

@ -31,7 +31,7 @@ THE SOFTWARE.
*/
module axis_register_64 #
(
parameter DATA_WIDTH = 8,
parameter DATA_WIDTH = 64,
parameter KEEP_WIDTH = (DATA_WIDTH/8)
)
(