FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Fix classifier logic

Browse Source
This commit is contained in:
Alex Forencich 2017-06-09 21:27:29 -07:00
parent 9a507b388d
commit 77211926f2
4 changed files with 10 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/ip_complete.v
View File

@ -240,7 +240,9 @@ assign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tval
assign arp_rx_eth_payload_tlast = input_eth_payload_tlast; assign arp_rx_eth_payload_tlast = input_eth_payload_tlast;
assign arp_rx_eth_payload_tuser = input_eth_payload_tuser; assign arp_rx_eth_payload_tuser = input_eth_payload_tuser;
assign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready; assign input_eth_hdr_ready = (input_select_ip & ip_rx_eth_hdr_ready) |
(input_select_arp & arp_rx_eth_hdr_ready) |
(input_select_none);
assign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) | assign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |
(input_select_arp_reg & arp_rx_eth_payload_tready) | (input_select_arp_reg & arp_rx_eth_payload_tready) |

4
rtl/ip_complete_64.v
View File

@ -250,7 +250,9 @@ assign arp_rx_eth_payload_tvalid = input_select_arp_reg & input_eth_payload_tval
assign arp_rx_eth_payload_tlast = input_eth_payload_tlast; assign arp_rx_eth_payload_tlast = input_eth_payload_tlast;
assign arp_rx_eth_payload_tuser = input_eth_payload_tuser; assign arp_rx_eth_payload_tuser = input_eth_payload_tuser;
assign input_eth_hdr_ready = arp_rx_eth_hdr_ready & ip_rx_eth_hdr_ready; assign input_eth_hdr_ready = (input_select_ip & ip_rx_eth_hdr_ready) |
(input_select_arp & arp_rx_eth_hdr_ready) |
(input_select_none);
assign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) | assign input_eth_payload_tready = (input_select_ip_reg & ip_rx_eth_payload_tready) |
(input_select_arp_reg & arp_rx_eth_payload_tready) | (input_select_arp_reg & arp_rx_eth_payload_tready) |

3
rtl/udp_complete.v
View File

@ -344,7 +344,8 @@ assign output_ip_payload_tvalid = input_select_ip_reg & ip_rx_ip_payload_tvalid;
assign output_ip_payload_tlast = ip_rx_ip_payload_tlast; assign output_ip_payload_tlast = ip_rx_ip_payload_tlast;
assign output_ip_payload_tuser = ip_rx_ip_payload_tuser; assign output_ip_payload_tuser = ip_rx_ip_payload_tuser;
assign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready; assign ip_rx_ip_hdr_ready = (input_select_udp & udp_rx_ip_hdr_ready) |
(input_select_ip & output_ip_hdr_ready);
assign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) | assign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |
(input_select_ip_reg & output_ip_payload_tready); (input_select_ip_reg & output_ip_payload_tready);

3
rtl/udp_complete_64.v
View File

@ -356,7 +356,8 @@ assign output_ip_payload_tvalid = input_select_ip_reg & ip_rx_ip_payload_tvalid;
assign output_ip_payload_tlast = ip_rx_ip_payload_tlast; assign output_ip_payload_tlast = ip_rx_ip_payload_tlast;
assign output_ip_payload_tuser = ip_rx_ip_payload_tuser; assign output_ip_payload_tuser = ip_rx_ip_payload_tuser;
assign ip_rx_ip_hdr_ready = udp_rx_ip_hdr_ready & output_ip_hdr_ready; assign ip_rx_ip_hdr_ready = (input_select_udp & udp_rx_ip_hdr_ready) |
(input_select_ip & output_ip_hdr_ready);
assign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) | assign ip_rx_ip_payload_tready = (input_select_udp_reg & udp_rx_ip_payload_tready) |
(input_select_ip_reg & output_ip_payload_tready); (input_select_ip_reg & output_ip_payload_tready);