FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Fix block parameter

Browse Source
This commit is contained in:
Alex Forencich 2014-11-13 10:06:28 -08:00
parent 5f0d23a3ad
commit 851aeb9309
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/arbiter.v
View File

@ -35,7 +35,7 @@ module arbiter #
// arbitration type: "PRIORITY" or "ROUND_ROBIN"
parameter TYPE = "PRIORITY",
// block type: "NONE", "REQUEST", "ACKNOWLEDGE"
parameter BLOCK = "TRUE"
parameter BLOCK = "NONE"
)
(
input wire clk,