FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Fix signal name

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2022-12-27 18:26:58 -08:00
parent a1abc97e2a
commit 8c3df76b97
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
example/HXT100G/fpga/rtl/fpga.v
View File

@ -225,7 +225,7 @@ wire [3:0] led_int;
/*
* Silicon Labs CP2102 USB UART
*/
wire uart_sys_rst;
wire uart_rst_int;
wire uart_suspend_int;
wire uart_ri_int;
wire uart_dcd_int;