FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity

Add parameters for PTP clock model

Browse Source
This commit is contained in:
Alex Forencich 2019-07-18 22:49:29 -07:00
parent 16755720d3
commit 8cb0a5e06e
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
tb/ptp.py
View File

@ -25,12 +25,12 @@ THE SOFTWARE.
from myhdl import * from myhdl import *
class PtpClock(object): class PtpClock(object):
def __init__(self): def __init__(self, period_ns=0x6, period_fns=0x6666, drift_ns=0x0, drift_fns=0x0002, drift_rate=5):
self.period_ns = 0x6 self.period_ns = period_ns
self.period_fns = 0x6666 self.period_fns = period_fns
self.drift_ns = 0x0 self.drift_ns = drift_ns
self.drift_fns = 0x0002 self.drift_fns = drift_fns
self.drift_rate = 5 self.drift_rate = drift_rate
self.set_96_l = [] self.set_96_l = []
self.set_64_l = [] self.set_64_l = []