FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Fix MAC FIFO parameters

Browse Source
This commit is contained in:
Alex Forencich 2020-04-06 21:15:17 -07:00
parent 73bd619d85
commit 8d909a082f
4 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
rtl/eth_mac_1g_fifo.v
View File

@ -276,11 +276,11 @@ axis_async_fifo_adapter #(
.DEST_ENABLE(0), .DEST_ENABLE(0),
.USER_ENABLE(1), .USER_ENABLE(1),
.USER_WIDTH(1), .USER_WIDTH(1),
.FRAME_FIFO(TX_FRAME_FIFO), .FRAME_FIFO(RX_FRAME_FIFO),
.USER_BAD_FRAME_VALUE(1'b1), .USER_BAD_FRAME_VALUE(1'b1),
.USER_BAD_FRAME_MASK(1'b1), .USER_BAD_FRAME_MASK(1'b1),
.DROP_BAD_FRAME(TX_DROP_BAD_FRAME), .DROP_BAD_FRAME(RX_DROP_BAD_FRAME),
.DROP_WHEN_FULL(TX_DROP_WHEN_FULL) .DROP_WHEN_FULL(RX_DROP_WHEN_FULL)
) )
rx_fifo ( rx_fifo (
// AXI input // AXI input

6
rtl/eth_mac_1g_gmii_fifo.v
View File

@ -303,11 +303,11 @@ axis_async_fifo_adapter #(
.DEST_ENABLE(0), .DEST_ENABLE(0),
.USER_ENABLE(1), .USER_ENABLE(1),
.USER_WIDTH(1), .USER_WIDTH(1),
.FRAME_FIFO(TX_FRAME_FIFO), .FRAME_FIFO(RX_FRAME_FIFO),
.USER_BAD_FRAME_VALUE(1'b1), .USER_BAD_FRAME_VALUE(1'b1),
.USER_BAD_FRAME_MASK(1'b1), .USER_BAD_FRAME_MASK(1'b1),
.DROP_BAD_FRAME(TX_DROP_BAD_FRAME), .DROP_BAD_FRAME(RX_DROP_BAD_FRAME),
.DROP_WHEN_FULL(TX_DROP_WHEN_FULL) .DROP_WHEN_FULL(RX_DROP_WHEN_FULL)
) )
rx_fifo ( rx_fifo (
// AXI input // AXI input

6
rtl/eth_mac_1g_rgmii_fifo.v
View File

@ -302,11 +302,11 @@ axis_async_fifo_adapter #(
.DEST_ENABLE(0), .DEST_ENABLE(0),
.USER_ENABLE(1), .USER_ENABLE(1),
.USER_WIDTH(1), .USER_WIDTH(1),
.FRAME_FIFO(TX_FRAME_FIFO), .FRAME_FIFO(RX_FRAME_FIFO),
.USER_BAD_FRAME_VALUE(1'b1), .USER_BAD_FRAME_VALUE(1'b1),
.USER_BAD_FRAME_MASK(1'b1), .USER_BAD_FRAME_MASK(1'b1),
.DROP_BAD_FRAME(TX_DROP_BAD_FRAME), .DROP_BAD_FRAME(RX_DROP_BAD_FRAME),
.DROP_WHEN_FULL(TX_DROP_WHEN_FULL) .DROP_WHEN_FULL(RX_DROP_WHEN_FULL)
) )
rx_fifo ( rx_fifo (
// AXI input // AXI input

6
rtl/eth_mac_mii_fifo.v
View File

@ -280,11 +280,11 @@ axis_async_fifo_adapter #(
.DEST_ENABLE(0), .DEST_ENABLE(0),
.USER_ENABLE(1), .USER_ENABLE(1),
.USER_WIDTH(1), .USER_WIDTH(1),
.FRAME_FIFO(TX_FRAME_FIFO), .FRAME_FIFO(RX_FRAME_FIFO),
.USER_BAD_FRAME_VALUE(1'b1), .USER_BAD_FRAME_VALUE(1'b1),
.USER_BAD_FRAME_MASK(1'b1), .USER_BAD_FRAME_MASK(1'b1),
.DROP_BAD_FRAME(TX_DROP_BAD_FRAME), .DROP_BAD_FRAME(RX_DROP_BAD_FRAME),
.DROP_WHEN_FULL(TX_DROP_WHEN_FULL) .DROP_WHEN_FULL(RX_DROP_WHEN_FULL)
) )
rx_fifo ( rx_fifo (
// AXI input // AXI input