FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Use logical operator instead of bitwise

Browse Source
This commit is contained in:
Alex Forencich 2018-12-09 00:04:56 -08:00
parent cadd1bcb50
commit 8d9ed665d7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axis_mux.v
View File

@ -120,7 +120,7 @@ always @* begin
end
end
if (~frame_reg && enable && (s_axis_tvalid & (1 << select))) begin
if (!frame_reg && enable && (s_axis_tvalid & (1 << select))) begin
// start of frame, grab select value
frame_next = 1'b1;
select_next = select;