FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Lock package versions

Browse Source
This commit is contained in:
Alex Forencich 2021-12-27 16:54:24 -08:00
parent fef6b167bc
commit 96716b0556
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
tox.ini
View File

@ -11,13 +11,13 @@ python =
[testenv]
deps =
pytest
pytest-xdist
pytest-split
cocotb
cocotb-test
cocotbext-axi
jinja2
pytest == 6.2.5
pytest-xdist == 2.4.0
pytest-split == 0.4.0
cocotb == 1.6.1
cocotb-test == 0.2.1
cocotbext-axi == 0.1.16
jinja2 == 3.0.3
commands =
pytest -n auto {posargs}