FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Update vivado.mk

Browse Source
This commit is contained in:
Alex Forencich 2021-06-23 20:07:29 -07:00
parent 5415c41c41
commit 97182ccf4e
23 changed files with 69 additions and 69 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
example/ADM_PCIE_9V3/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/ADM_PCIE_9V3/fpga_25g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/AU200/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/AU250/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/AU280/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/AU50/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/Arty/fpga/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/ExaNIC_X10/fpga/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/ExaNIC_X25/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/KC705/fpga_gmii/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/KC705/fpga_rgmii/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/KC705/fpga_sgmii/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/NetFPGA_SUME/fpga/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/NexysVideo/fpga/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/VCU108/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/VCU108/fpga_1g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/VCU118/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/VCU118/fpga_1g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/VCU118/fpga_25g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/VCU1525/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/ZCU102/fpga/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/ZCU106/fpga/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl

6
example/fb2CG/fpga_10g/common/vivado.mk
View File

@ -63,7 +63,7 @@ vivado: $(FPGA_TOP).xpr
vivado $(FPGA_TOP).xpr vivado $(FPGA_TOP).xpr
tmpclean: tmpclean:
-rm -rf *.log *.jou *.cache *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v -rm -rf *.log *.jou *.cache *.gen *.hbs *.hw *.ip_user_files *.runs *.xpr *.html *.xml *.sim *.srcs *.str .Xil defines.v
-rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl -rm -rf create_project.tcl run_synth.tcl run_impl.tcl generate_bit.tcl
clean: tmpclean clean: tmpclean
@ -94,7 +94,7 @@ distclean: clean
%.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL) %.runs/synth_1/%.dcp: %.xpr $(SYN_FILES_REL) $(INC_FILES_REL) $(XDC_FILES_REL)
echo "open_project $*.xpr" > run_synth.tcl echo "open_project $*.xpr" > run_synth.tcl
echo "reset_run synth_1" >> run_synth.tcl echo "reset_run synth_1" >> run_synth.tcl
echo "launch_runs synth_1" >> run_synth.tcl echo "launch_runs -jobs 4 synth_1" >> run_synth.tcl
echo "wait_on_run synth_1" >> run_synth.tcl echo "wait_on_run synth_1" >> run_synth.tcl
echo "exit" >> run_synth.tcl echo "exit" >> run_synth.tcl
vivado -nojournal -nolog -mode batch -source run_synth.tcl vivado -nojournal -nolog -mode batch -source run_synth.tcl
@ -103,7 +103,7 @@ distclean: clean
%.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp %.runs/impl_1/%_routed.dcp: %.runs/synth_1/%.dcp
echo "open_project $*.xpr" > run_impl.tcl echo "open_project $*.xpr" > run_impl.tcl
echo "reset_run impl_1" >> run_impl.tcl echo "reset_run impl_1" >> run_impl.tcl
echo "launch_runs impl_1" >> run_impl.tcl echo "launch_runs -jobs 4 impl_1" >> run_impl.tcl
echo "wait_on_run impl_1" >> run_impl.tcl echo "wait_on_run impl_1" >> run_impl.tcl
echo "exit" >> run_impl.tcl echo "exit" >> run_impl.tcl
vivado -nojournal -nolog -mode batch -source run_impl.tcl vivado -nojournal -nolog -mode batch -source run_impl.tcl