FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Minor fixes

Browse Source
This commit is contained in:
Alex Forencich 2019-04-03 20:57:10 -07:00
parent 1bec485766
commit 978fdce95c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
example/Arty/fpga/rtl/fpga.v
View File

@ -192,7 +192,7 @@ wire [3:0] sw_int;
debounce_switch #( debounce_switch #(
.WIDTH(8), .WIDTH(8),
.N(4), .N(4),
.RATE(25000) .RATE(125000)
) )
debounce_switch_inst ( debounce_switch_inst (
.clk(clk_int), .clk(clk_int),
@ -245,7 +245,7 @@ core_inst (
.led6(led6), .led6(led6),
.led7(led7), .led7(led7),
/* /*
* Ethernet: 1000BASE-T RGMII * Ethernet: 100BASE-T MII
*/ */
.phy_rx_clk(phy_rx_clk), .phy_rx_clk(phy_rx_clk),
.phy_rxd(phy_rxd), .phy_rxd(phy_rxd),