FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Fix alignment

Browse Source
This commit is contained in:
Alex Forencich 2021-08-25 23:58:52 -07:00
parent 6d70b0249e
commit a613cc8a31
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/axis_switch.v
View File

@ -77,8 +77,8 @@ module axis_switch #
parameter ARB_LSB_HIGH_PRIORITY = 1
)
(
input wire clk,
input wire rst,
input wire clk,
input wire rst,
/*
* AXI Stream inputs