FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Remove unused code

Browse Source
This commit is contained in:
Alex Forencich 2019-03-07 22:59:15 -08:00
parent d2df971fc9
commit b1f3a74b86
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axis_demux.v
View File

@ -99,8 +99,6 @@ wire m_axis_tready_int_early;
assign s_axis_tready = s_axis_tready_reg && enable;
integer i;
always @* begin
select_next = select_reg;
select_ctl = select_reg;