FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Assume tkeep[0] always high

Browse Source
This commit is contained in:
Alex Forencich 2020-05-05 16:17:51 -07:00
parent 4d4c7df5b6
commit b31c390d3e
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
rtl/axis_eth_fcs.v
View File

@ -115,6 +115,7 @@ always @(posedge clk) begin
if (s_axis_tlast) begin if (s_axis_tlast) begin
crc_state <= 32'hFFFFFFFF; crc_state <= 32'hFFFFFFFF;
if (KEEP_ENABLE) begin if (KEEP_ENABLE) begin
fcs_reg <= ~crc_next[0];
for (i = 0; i < KEEP_WIDTH; i = i + 1) begin for (i = 0; i < KEEP_WIDTH; i = i + 1) begin
if (s_axis_tkeep[i]) begin if (s_axis_tkeep[i]) begin
fcs_reg <= ~crc_next[i]; fcs_reg <= ~crc_next[i];