FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Fix comments

Browse Source
This commit is contained in:
Alex Forencich 2018-11-02 00:40:15 -07:00
parent 98fc042489
commit b3f50ac2c7
4 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tb/test_ip_mux_4.v
View File

@ -192,7 +192,7 @@ ip_mux #(
UUT (
.clk(clk),
.rst(rst),
// Ethernet frame inputs
// IP frame inputs
.s_ip_hdr_valid(s_ip_hdr_valid),
.s_ip_hdr_ready(s_ip_hdr_ready),
.s_eth_dest_mac(s_eth_dest_mac),
@ -219,7 +219,7 @@ UUT (
.s_ip_payload_axis_tid(s_ip_payload_axis_tid),
.s_ip_payload_axis_tdest(s_ip_payload_axis_tdest),
.s_ip_payload_axis_tuser(s_ip_payload_axis_tuser),
// Ethernet frame output
// IP frame output
.m_ip_hdr_valid(m_ip_hdr_valid),
.m_ip_hdr_ready(m_ip_hdr_ready),
.m_eth_dest_mac(m_eth_dest_mac),

4
tb/test_ip_mux_64_4.v
View File

@ -192,7 +192,7 @@ ip_mux #(
UUT (
.clk(clk),
.rst(rst),
// Ethernet frame inputs
// IP frame inputs
.s_ip_hdr_valid(s_ip_hdr_valid),
.s_ip_hdr_ready(s_ip_hdr_ready),
.s_eth_dest_mac(s_eth_dest_mac),
@ -219,7 +219,7 @@ UUT (
.s_ip_payload_axis_tid(s_ip_payload_axis_tid),
.s_ip_payload_axis_tdest(s_ip_payload_axis_tdest),
.s_ip_payload_axis_tuser(s_ip_payload_axis_tuser),
// Ethernet frame output
// IP frame output
.m_ip_hdr_valid(m_ip_hdr_valid),
.m_ip_hdr_ready(m_ip_hdr_ready),
.m_eth_dest_mac(m_eth_dest_mac),

4
tb/test_udp_mux_4.v
View File

@ -208,7 +208,7 @@ udp_mux #(
UUT (
.clk(clk),
.rst(rst),
// Ethernet frame inputs
// UDP frame inputs
.s_udp_hdr_valid(s_udp_hdr_valid),
.s_udp_hdr_ready(s_udp_hdr_ready),
.s_eth_dest_mac(s_eth_dest_mac),
@ -239,7 +239,7 @@ UUT (
.s_udp_payload_axis_tid(s_udp_payload_axis_tid),
.s_udp_payload_axis_tdest(s_udp_payload_axis_tdest),
.s_udp_payload_axis_tuser(s_udp_payload_axis_tuser),
// Ethernet frame output
// UDP frame output
.m_udp_hdr_valid(m_udp_hdr_valid),
.m_udp_hdr_ready(m_udp_hdr_ready),
.m_eth_dest_mac(m_eth_dest_mac),

4
tb/test_udp_mux_64_4.v
View File

@ -208,7 +208,7 @@ udp_mux #(
UUT (
.clk(clk),
.rst(rst),
// Ethernet frame inputs
// UDP frame inputs
.s_udp_hdr_valid(s_udp_hdr_valid),
.s_udp_hdr_ready(s_udp_hdr_ready),
.s_eth_dest_mac(s_eth_dest_mac),
@ -239,7 +239,7 @@ UUT (
.s_udp_payload_axis_tid(s_udp_payload_axis_tid),
.s_udp_payload_axis_tdest(s_udp_payload_axis_tdest),
.s_udp_payload_axis_tuser(s_udp_payload_axis_tuser),
// Ethernet frame output
// UDP frame output
.m_udp_hdr_valid(m_udp_hdr_valid),
.m_udp_hdr_ready(m_udp_hdr_ready),
.m_eth_dest_mac(m_eth_dest_mac),