FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Update makefiles for Intel devices

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2023-07-13 17:46:34 -07:00
parent c4376c8674
commit b6a9092a9f
3 changed files with 93 additions and 66 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

53
example/520N_MX/fpga_10g/common/quartus_pro.mk
View File

@ -39,7 +39,7 @@
CONFIG ?= config.mk CONFIG ?= config.mk
-include ../$(CONFIG) -include ../$(CONFIG)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_FILES_REL = $(patsubst %, ../%, $(IP_FILES)) IP_FILES_REL = $(patsubst %, ../%, $(IP_FILES))
IP_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_FILES))) IP_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_FILES)))
@ -48,13 +48,15 @@ IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES))
IP_TCL_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_TCL_FILES))) IP_TCL_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_TCL_FILES)))
IP_TCL_FILES_IP_INT = $(patsubst %.tcl, ip/%.ip, $(notdir $(IP_TCL_FILES))) IP_TCL_FILES_IP_INT = $(patsubst %.tcl, ip/%.ip, $(notdir $(IP_TCL_FILES)))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef QSF_FILES ifdef QSF_FILES
QSF_FILES_REL = $(patsubst %, ../%, $(QSF_FILES)) QSF_FILES_REL = $(foreach p,$(QSF_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
QSF_FILES_REL = ../$(FPGA_TOP).qsf QSF_FILES_REL = ../$(FPGA_TOP).qsf
endif endif
SDC_FILES_REL = $(patsubst %, ../%, $(SDC_FILES)) SDC_FILES_REL = $(foreach p,$(SDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ASSIGNMENT_FILES = $(FPGA_TOP).qpf $(FPGA_TOP).qsf ASSIGNMENT_FILES = $(FPGA_TOP).qpf $(FPGA_TOP).qsf
@ -72,15 +74,16 @@ fpga: $(FPGA_TOP).sof
quartus: $(FPGA_TOP).qpf quartus: $(FPGA_TOP).qpf
quartus $(FPGA_TOP).qpf quartus $(FPGA_TOP).qpf
tmpclean: tmpclean::
-rm -rf defines.v -rm -rf defines.v
-rm -rf *.rpt *.summary *.done *.smsg *.chg smart.log *.htm *.eqn *.pin *.qsf *.qpf *.sld *.txt *.qws *.stp -rm -rf *.rpt *.summary *.done *.smsg *.chg smart.log *.htm *.eqn *.pin *.qsf *.qpf *.sld *.txt *.qws *.stp
-rm -rf ip db qdb incremental_db reconfig_mif tmp-clearbox synth_dumps .qsys_edit -rm -rf ip db qdb incremental_db reconfig_mif tmp-clearbox synth_dumps .qsys_edit
-rm -rf create_project.tcl update_config.tcl update_ip_*.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.sof *.pof *.jdi *.jic *.map -rm -rf *.sof *.pof *.jdi *.jic *.map
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
syn: smart.log output_files/$(PROJECT).syn.rpt syn: smart.log output_files/$(PROJECT).syn.rpt
@ -113,7 +116,8 @@ endef
$(foreach l,$(IP_FILES_REL) $(IP_TCL_FILES_REL),$(eval $(call COPY_IP_RULE,$(l)))) $(foreach l,$(IP_FILES_REL) $(IP_TCL_FILES_REL),$(eval $(call COPY_IP_RULE,$(l))))
define TCL_IP_GEN_RULE define TCL_IP_GEN_RULE
$(patsubst %.tcl, %.ip, $(1)): $(1) $(patsubst %.tcl,%.ip,$(1)): $(1)
cd ip && rm -f $(patsubst %.tcl,%,$(notdir $(1))).{qpf,qsf}
cd ip && qsys-script --script=$(notdir $(1)) cd ip && qsys-script --script=$(notdir $(1))
endef endef
$(foreach l,$(IP_TCL_FILES_INT),$(eval $(call TCL_IP_GEN_RULE,$(l)))) $(foreach l,$(IP_TCL_FILES_INT),$(eval $(call TCL_IP_GEN_RULE,$(l))))
@ -149,25 +153,30 @@ smart.log: $(ASSIGNMENT_FILES)
# Project initialization # Project initialization
################################################################### ###################################################################
$(ASSIGNMENT_FILES): $(QSF_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT) create_project.tcl: Makefile $(QSF_FILES_REL) | $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT)
rm -f $(FPGA_TOP).qsf rm -f update_config.tcl
quartus_sh --prepare -f $(FPGA_FAMILY) -d $(FPGA_DEVICE) -t $(FPGA_TOP) $(FPGA_TOP) echo "project_new $(FPGA_TOP) -overwrite" > $@
echo >> $(FPGA_TOP).qsf echo "set_global_assignment -name FAMILY \"$(FPGA_FAMILY)\"" >> $@
echo >> $(FPGA_TOP).qsf echo "set_global_assignment -name DEVICE \"$(FPGA_DEVICE)\"" >> $@
echo "# Source files" >> $(FPGA_TOP).qsf
for x in $(SYN_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT); do \ for x in $(SYN_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT); do \
case $${x##*.} in \ case $${x##*.} in \
v|V) echo set_global_assignment -name VERILOG_FILE $$x >> $(FPGA_TOP).qsf ;;\ v|V) echo set_global_assignment -name VERILOG_FILE "$$x" >> $@ ;;\
vhd|VHD) echo set_global_assignment -name VHDL_FILE $$x >> $(FPGA_TOP).qsf ;;\ vhd|VHD) echo set_global_assignment -name VHDL_FILE "$$x" >> $@ ;;\
qip|QIP) echo set_global_assignment -name QIP_FILE $$x >> $(FPGA_TOP).qsf ;;\ qip|QIP) echo set_global_assignment -name QIP_FILE "$$x" >> $@ ;;\
ip|IP) echo set_global_assignment -name IP_FILE $$x >> $(FPGA_TOP).qsf ;;\ ip|IP) echo set_global_assignment -name IP_FILE "$$x" >> $@ ;;\
*) echo set_global_assignment -name SOURCE_FILE $$x >> $(FPGA_TOP).qsf ;;\ *) echo set_global_assignment -name SOURCE_FILE "$$x" >> $@ ;;\
esac; \ esac; \
done done
echo >> $(FPGA_TOP).qsf for x in $(SDC_FILES_REL); do echo set_global_assignment -name SDC_FILE "$$x" >> $@; done
echo "# SDC files" >> $(FPGA_TOP).qsf for x in $(QSF_FILES_REL); do echo source "$$x" >> $@; done
for x in $(SDC_FILES_REL); do echo set_global_assignment -name SDC_FILE $$x >> $(FPGA_TOP).qsf; done
for x in $(QSF_FILES_REL); do printf "\n#\n# Included QSF file $$x\n#\n" >> $(FPGA_TOP).qsf; cat $$x >> $(FPGA_TOP).qsf; done update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL)
echo "project_open $(FPGA_TOP)" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo source "$$x" >> $@; done
$(ASSIGNMENT_FILES): create_project.tcl update_config.tcl
for x in $?; do quartus_sh -t "$$x"; done
touch -c $(ASSIGNMENT_FILES)
syn.chg: syn.chg:
$(STAMP) syn.chg $(STAMP) syn.chg

53
example/S10DX_DK/fpga_10g/common/quartus_pro.mk
View File

@ -39,7 +39,7 @@
CONFIG ?= config.mk CONFIG ?= config.mk
-include ../$(CONFIG) -include ../$(CONFIG)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_FILES_REL = $(patsubst %, ../%, $(IP_FILES)) IP_FILES_REL = $(patsubst %, ../%, $(IP_FILES))
IP_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_FILES))) IP_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_FILES)))
@ -48,13 +48,15 @@ IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES))
IP_TCL_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_TCL_FILES))) IP_TCL_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_TCL_FILES)))
IP_TCL_FILES_IP_INT = $(patsubst %.tcl, ip/%.ip, $(notdir $(IP_TCL_FILES))) IP_TCL_FILES_IP_INT = $(patsubst %.tcl, ip/%.ip, $(notdir $(IP_TCL_FILES)))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef QSF_FILES ifdef QSF_FILES
QSF_FILES_REL = $(patsubst %, ../%, $(QSF_FILES)) QSF_FILES_REL = $(foreach p,$(QSF_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
QSF_FILES_REL = ../$(FPGA_TOP).qsf QSF_FILES_REL = ../$(FPGA_TOP).qsf
endif endif
SDC_FILES_REL = $(patsubst %, ../%, $(SDC_FILES)) SDC_FILES_REL = $(foreach p,$(SDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ASSIGNMENT_FILES = $(FPGA_TOP).qpf $(FPGA_TOP).qsf ASSIGNMENT_FILES = $(FPGA_TOP).qpf $(FPGA_TOP).qsf
@ -72,15 +74,16 @@ fpga: $(FPGA_TOP).sof
quartus: $(FPGA_TOP).qpf quartus: $(FPGA_TOP).qpf
quartus $(FPGA_TOP).qpf quartus $(FPGA_TOP).qpf
tmpclean: tmpclean::
-rm -rf defines.v -rm -rf defines.v
-rm -rf *.rpt *.summary *.done *.smsg *.chg smart.log *.htm *.eqn *.pin *.qsf *.qpf *.sld *.txt *.qws *.stp -rm -rf *.rpt *.summary *.done *.smsg *.chg smart.log *.htm *.eqn *.pin *.qsf *.qpf *.sld *.txt *.qws *.stp
-rm -rf ip db qdb incremental_db reconfig_mif tmp-clearbox synth_dumps .qsys_edit -rm -rf ip db qdb incremental_db reconfig_mif tmp-clearbox synth_dumps .qsys_edit
-rm -rf create_project.tcl update_config.tcl update_ip_*.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.sof *.pof *.jdi *.jic *.map -rm -rf *.sof *.pof *.jdi *.jic *.map
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
syn: smart.log output_files/$(PROJECT).syn.rpt syn: smart.log output_files/$(PROJECT).syn.rpt
@ -113,7 +116,8 @@ endef
$(foreach l,$(IP_FILES_REL) $(IP_TCL_FILES_REL),$(eval $(call COPY_IP_RULE,$(l)))) $(foreach l,$(IP_FILES_REL) $(IP_TCL_FILES_REL),$(eval $(call COPY_IP_RULE,$(l))))
define TCL_IP_GEN_RULE define TCL_IP_GEN_RULE
$(patsubst %.tcl, %.ip, $(1)): $(1) $(patsubst %.tcl,%.ip,$(1)): $(1)
cd ip && rm -f $(patsubst %.tcl,%,$(notdir $(1))).{qpf,qsf}
cd ip && qsys-script --script=$(notdir $(1)) cd ip && qsys-script --script=$(notdir $(1))
endef endef
$(foreach l,$(IP_TCL_FILES_INT),$(eval $(call TCL_IP_GEN_RULE,$(l)))) $(foreach l,$(IP_TCL_FILES_INT),$(eval $(call TCL_IP_GEN_RULE,$(l))))
@ -149,25 +153,30 @@ smart.log: $(ASSIGNMENT_FILES)
# Project initialization # Project initialization
################################################################### ###################################################################
$(ASSIGNMENT_FILES): $(QSF_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT) create_project.tcl: Makefile $(QSF_FILES_REL) | $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT)
rm -f $(FPGA_TOP).qsf rm -f update_config.tcl
quartus_sh --prepare -f $(FPGA_FAMILY) -d $(FPGA_DEVICE) -t $(FPGA_TOP) $(FPGA_TOP) echo "project_new $(FPGA_TOP) -overwrite" > $@
echo >> $(FPGA_TOP).qsf echo "set_global_assignment -name FAMILY \"$(FPGA_FAMILY)\"" >> $@
echo >> $(FPGA_TOP).qsf echo "set_global_assignment -name DEVICE \"$(FPGA_DEVICE)\"" >> $@
echo "# Source files" >> $(FPGA_TOP).qsf
for x in $(SYN_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT); do \ for x in $(SYN_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT); do \
case $${x##*.} in \ case $${x##*.} in \
v|V) echo set_global_assignment -name VERILOG_FILE $$x >> $(FPGA_TOP).qsf ;;\ v|V) echo set_global_assignment -name VERILOG_FILE "$$x" >> $@ ;;\
vhd|VHD) echo set_global_assignment -name VHDL_FILE $$x >> $(FPGA_TOP).qsf ;;\ vhd|VHD) echo set_global_assignment -name VHDL_FILE "$$x" >> $@ ;;\
qip|QIP) echo set_global_assignment -name QIP_FILE $$x >> $(FPGA_TOP).qsf ;;\ qip|QIP) echo set_global_assignment -name QIP_FILE "$$x" >> $@ ;;\
ip|IP) echo set_global_assignment -name IP_FILE $$x >> $(FPGA_TOP).qsf ;;\ ip|IP) echo set_global_assignment -name IP_FILE "$$x" >> $@ ;;\
*) echo set_global_assignment -name SOURCE_FILE $$x >> $(FPGA_TOP).qsf ;;\ *) echo set_global_assignment -name SOURCE_FILE "$$x" >> $@ ;;\
esac; \ esac; \
done done
echo >> $(FPGA_TOP).qsf for x in $(SDC_FILES_REL); do echo set_global_assignment -name SDC_FILE "$$x" >> $@; done
echo "# SDC files" >> $(FPGA_TOP).qsf for x in $(QSF_FILES_REL); do echo source "$$x" >> $@; done
for x in $(SDC_FILES_REL); do echo set_global_assignment -name SDC_FILE $$x >> $(FPGA_TOP).qsf; done
for x in $(QSF_FILES_REL); do printf "\n#\n# Included QSF file $$x\n#\n" >> $(FPGA_TOP).qsf; cat $$x >> $(FPGA_TOP).qsf; done update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL)
echo "project_open $(FPGA_TOP)" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo source "$$x" >> $@; done
$(ASSIGNMENT_FILES): create_project.tcl update_config.tcl
for x in $?; do quartus_sh -t "$$x"; done
touch -c $(ASSIGNMENT_FILES)
syn.chg: syn.chg:
$(STAMP) syn.chg $(STAMP) syn.chg

53
example/S10MX_DK/fpga_10g/common/quartus_pro.mk
View File

@ -39,7 +39,7 @@
CONFIG ?= config.mk CONFIG ?= config.mk
-include ../$(CONFIG) -include ../$(CONFIG)
SYN_FILES_REL = $(patsubst %, ../%, $(SYN_FILES)) SYN_FILES_REL = $(foreach p,$(SYN_FILES),$(if $(filter /% ./%,$p),$p,../$p))
IP_FILES_REL = $(patsubst %, ../%, $(IP_FILES)) IP_FILES_REL = $(patsubst %, ../%, $(IP_FILES))
IP_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_FILES))) IP_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_FILES)))
@ -48,13 +48,15 @@ IP_TCL_FILES_REL = $(patsubst %, ../%, $(IP_TCL_FILES))
IP_TCL_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_TCL_FILES))) IP_TCL_FILES_INT = $(patsubst %, ip/%, $(notdir $(IP_TCL_FILES)))
IP_TCL_FILES_IP_INT = $(patsubst %.tcl, ip/%.ip, $(notdir $(IP_TCL_FILES))) IP_TCL_FILES_IP_INT = $(patsubst %.tcl, ip/%.ip, $(notdir $(IP_TCL_FILES)))
CONFIG_TCL_FILES_REL = $(foreach p,$(CONFIG_TCL_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ifdef QSF_FILES ifdef QSF_FILES
QSF_FILES_REL = $(patsubst %, ../%, $(QSF_FILES)) QSF_FILES_REL = $(foreach p,$(QSF_FILES),$(if $(filter /% ./%,$p),$p,../$p))
else else
QSF_FILES_REL = ../$(FPGA_TOP).qsf QSF_FILES_REL = ../$(FPGA_TOP).qsf
endif endif
SDC_FILES_REL = $(patsubst %, ../%, $(SDC_FILES)) SDC_FILES_REL = $(foreach p,$(SDC_FILES),$(if $(filter /% ./%,$p),$p,../$p))
ASSIGNMENT_FILES = $(FPGA_TOP).qpf $(FPGA_TOP).qsf ASSIGNMENT_FILES = $(FPGA_TOP).qpf $(FPGA_TOP).qsf
@ -72,15 +74,16 @@ fpga: $(FPGA_TOP).sof
quartus: $(FPGA_TOP).qpf quartus: $(FPGA_TOP).qpf
quartus $(FPGA_TOP).qpf quartus $(FPGA_TOP).qpf
tmpclean: tmpclean::
-rm -rf defines.v -rm -rf defines.v
-rm -rf *.rpt *.summary *.done *.smsg *.chg smart.log *.htm *.eqn *.pin *.qsf *.qpf *.sld *.txt *.qws *.stp -rm -rf *.rpt *.summary *.done *.smsg *.chg smart.log *.htm *.eqn *.pin *.qsf *.qpf *.sld *.txt *.qws *.stp
-rm -rf ip db qdb incremental_db reconfig_mif tmp-clearbox synth_dumps .qsys_edit -rm -rf ip db qdb incremental_db reconfig_mif tmp-clearbox synth_dumps .qsys_edit
-rm -rf create_project.tcl update_config.tcl update_ip_*.tcl
clean: tmpclean clean:: tmpclean
-rm -rf *.sof *.pof *.jdi *.jic *.map -rm -rf *.sof *.pof *.jdi *.jic *.map
distclean: clean distclean:: clean
-rm -rf rev -rm -rf rev
syn: smart.log output_files/$(PROJECT).syn.rpt syn: smart.log output_files/$(PROJECT).syn.rpt
@ -113,7 +116,8 @@ endef
$(foreach l,$(IP_FILES_REL) $(IP_TCL_FILES_REL),$(eval $(call COPY_IP_RULE,$(l)))) $(foreach l,$(IP_FILES_REL) $(IP_TCL_FILES_REL),$(eval $(call COPY_IP_RULE,$(l))))
define TCL_IP_GEN_RULE define TCL_IP_GEN_RULE
$(patsubst %.tcl, %.ip, $(1)): $(1) $(patsubst %.tcl,%.ip,$(1)): $(1)
cd ip && rm -f $(patsubst %.tcl,%,$(notdir $(1))).{qpf,qsf}
cd ip && qsys-script --script=$(notdir $(1)) cd ip && qsys-script --script=$(notdir $(1))
endef endef
$(foreach l,$(IP_TCL_FILES_INT),$(eval $(call TCL_IP_GEN_RULE,$(l)))) $(foreach l,$(IP_TCL_FILES_INT),$(eval $(call TCL_IP_GEN_RULE,$(l))))
@ -149,25 +153,30 @@ smart.log: $(ASSIGNMENT_FILES)
# Project initialization # Project initialization
################################################################### ###################################################################
$(ASSIGNMENT_FILES): $(QSF_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT) create_project.tcl: Makefile $(QSF_FILES_REL) | $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT)
rm -f $(FPGA_TOP).qsf rm -f update_config.tcl
quartus_sh --prepare -f $(FPGA_FAMILY) -d $(FPGA_DEVICE) -t $(FPGA_TOP) $(FPGA_TOP) echo "project_new $(FPGA_TOP) -overwrite" > $@
echo >> $(FPGA_TOP).qsf echo "set_global_assignment -name FAMILY \"$(FPGA_FAMILY)\"" >> $@
echo >> $(FPGA_TOP).qsf echo "set_global_assignment -name DEVICE \"$(FPGA_DEVICE)\"" >> $@
echo "# Source files" >> $(FPGA_TOP).qsf
for x in $(SYN_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT); do \ for x in $(SYN_FILES_REL) $(IP_FILES_INT) $(IP_TCL_FILES_IP_INT); do \
case $${x##*.} in \ case $${x##*.} in \
v|V) echo set_global_assignment -name VERILOG_FILE $$x >> $(FPGA_TOP).qsf ;;\ v|V) echo set_global_assignment -name VERILOG_FILE "$$x" >> $@ ;;\
vhd|VHD) echo set_global_assignment -name VHDL_FILE $$x >> $(FPGA_TOP).qsf ;;\ vhd|VHD) echo set_global_assignment -name VHDL_FILE "$$x" >> $@ ;;\
qip|QIP) echo set_global_assignment -name QIP_FILE $$x >> $(FPGA_TOP).qsf ;;\ qip|QIP) echo set_global_assignment -name QIP_FILE "$$x" >> $@ ;;\
ip|IP) echo set_global_assignment -name IP_FILE $$x >> $(FPGA_TOP).qsf ;;\ ip|IP) echo set_global_assignment -name IP_FILE "$$x" >> $@ ;;\
*) echo set_global_assignment -name SOURCE_FILE $$x >> $(FPGA_TOP).qsf ;;\ *) echo set_global_assignment -name SOURCE_FILE "$$x" >> $@ ;;\
esac; \ esac; \
done done
echo >> $(FPGA_TOP).qsf for x in $(SDC_FILES_REL); do echo set_global_assignment -name SDC_FILE "$$x" >> $@; done
echo "# SDC files" >> $(FPGA_TOP).qsf for x in $(QSF_FILES_REL); do echo source "$$x" >> $@; done
for x in $(SDC_FILES_REL); do echo set_global_assignment -name SDC_FILE $$x >> $(FPGA_TOP).qsf; done
for x in $(QSF_FILES_REL); do printf "\n#\n# Included QSF file $$x\n#\n" >> $(FPGA_TOP).qsf; cat $$x >> $(FPGA_TOP).qsf; done update_config.tcl: $(CONFIG_TCL_FILES_REL) $(SYN_FILES_REL)
echo "project_open $(FPGA_TOP)" > $@
for x in $(CONFIG_TCL_FILES_REL); do echo source "$$x" >> $@; done
$(ASSIGNMENT_FILES): create_project.tcl update_config.tcl
for x in $?; do quartus_sh -t "$$x"; done
touch -c $(ASSIGNMENT_FILES)
syn.chg: syn.chg:
$(STAMP) syn.chg $(STAMP) syn.chg