FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Fix wait end state in GMII TX

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich 2024-01-28 21:31:55 -08:00
parent 13c1872a42
commit b784f23c71
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/axis_gmii_tx.v
View File

@ -386,7 +386,7 @@ always @* begin
if (s_axis_tvalid) begin
if (s_axis_tlast) begin
s_axis_tready_next = 1'b0;
s_axis_tready_next = !s_axis_tready_reg;
if (frame_ptr_reg < cfg_ifg-1) begin
state_next = STATE_IFG;
end else begin