FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Update comment

Browse Source
This commit is contained in:
Alex Forencich 2014-09-21 15:55:02 -07:00
parent 119958cccb
commit c74d2d1127
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/ip_eth_tx.v
View File

@ -234,7 +234,7 @@ always @* begin
end
end
STATE_WRITE_HEADER: begin
// read header state
// write header state
if (output_eth_payload_tready) begin
// word transfer out
frame_ptr_next = frame_ptr_reg+1;