FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Fix padding bug

Browse Source
This commit is contained in:
Alex Forencich 2015-02-28 23:09:41 -08:00
parent 08dd43defc
commit d3e30d0a73
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
rtl/axis_eth_fcs_insert.v
View File

@ -158,7 +158,7 @@ always @* begin
state_next = STATE_IDLE;
end else begin
input_axis_tready_next = 0;
if (ENABLE_PADDING && frame_ptr_next < MIN_FRAME_LENGTH-5) begin
if (ENABLE_PADDING && frame_ptr_reg < MIN_FRAME_LENGTH-5) begin
state_next = STATE_PAD;
end else begin
frame_ptr_next = 0;
@ -184,12 +184,14 @@ always @* begin
if (output_axis_tready_int) begin
frame_ptr_next = frame_ptr_reg + 1;
update_crc = 1;
if (frame_ptr_next < MIN_FRAME_LENGTH-5) begin
if (frame_ptr_reg < MIN_FRAME_LENGTH-5) begin
state_next = STATE_PAD;
end else begin
frame_ptr_next = 0;
state_next = STATE_FCS;
end
end else begin
state_next = STATE_PAD;
end
end
STATE_FCS: begin