FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Drop arp request earlier

Browse Source
This commit is contained in:
Alex Forencich 2014-11-20 23:59:54 -08:00
parent a8bb020839
commit d483ebb8da
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/ip.v
View File

@ -247,7 +247,7 @@ reg drop_packet_reg = 0, drop_packet_next;
assign input_ip_hdr_ready = input_ip_hdr_ready_reg;
assign input_ip_payload_tready = outgoing_ip_payload_tready | drop_packet_reg;
assign arp_request_valid = arp_request_valid_reg | input_ip_hdr_valid;
assign arp_request_valid = arp_request_valid_reg | (input_ip_hdr_valid & ~input_ip_hdr_ready_reg);
assign arp_request_ip = input_ip_dest_ip;
assign tx_error_arp_failed = arp_response_error;

2
rtl/ip_64.v
View File

@ -256,7 +256,7 @@ reg drop_packet_reg = 0, drop_packet_next;
assign input_ip_hdr_ready = input_ip_hdr_ready_reg;
assign input_ip_payload_tready = outgoing_ip_payload_tready | drop_packet_reg;
assign arp_request_valid = arp_request_valid_reg | input_ip_hdr_valid;
assign arp_request_valid = arp_request_valid_reg | (input_ip_hdr_valid & ~input_ip_hdr_ready_reg);
assign arp_request_ip = input_ip_dest_ip;
assign tx_error_arp_failed = arp_response_error;