FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Trim UDP and IP payloads to proper length

Browse Source
This commit is contained in:
Alex Forencich 2016-10-05 17:33:05 -07:00
parent 270641b7a3
commit d5928ee776
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tb/ip_ep.py
View File

@ -190,7 +190,7 @@ class IPFrame(object):
self.ip_source_ip = struct.unpack('>L', data.payload.data[12:16])[0]
self.ip_dest_ip = struct.unpack('>L', data.payload.data[16:20])[0]
self.payload = axis_ep.AXIStreamFrame(data.payload.data[20:])
self.payload = axis_ep.AXIStreamFrame(data.payload.data[20:self.ip_length])
def __eq__(self, other):
if type(other) is IPFrame:

2
tb/udp_ep.py
View File

@ -267,7 +267,7 @@ class UDPFrame(object):
self.udp_length = struct.unpack('>H', data.payload.data[4:6])[0]
self.udp_checksum = struct.unpack('>H', data.payload.data[6:8])[0]
self.payload = axis_ep.AXIStreamFrame(data.payload.data[8:])
self.payload = axis_ep.AXIStreamFrame(data.payload.data[8:self.udp_length])
def __eq__(self, other):
if type(other) is UDPFrame: