FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Add extra testbench delay

Browse Source
This commit is contained in:
Alex Forencich 2016-08-04 18:03:24 -07:00
parent a961a9756a
commit e6d78b7ca7
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tb/test_axis_frame_length_adjust_fifo.py
View File

@ -235,6 +235,8 @@ def bench():
yield wait()
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
@ -276,6 +278,8 @@ def bench():
yield wait()
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
@ -336,6 +340,8 @@ def bench():
yield wait()
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge

6
tb/test_axis_frame_length_adjust_fifo_64.py
View File

@ -246,6 +246,8 @@ def bench():
yield wait()
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
@ -287,6 +289,8 @@ def bench():
yield wait()
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
@ -347,6 +351,8 @@ def bench():
yield wait()
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge
yield clk.posedge