FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Add parameters to axis_stat_counter testbench

Browse Source
This commit is contained in:
Alex Forencich 2015-05-12 17:54:37 -07:00
parent e65173b7ee
commit e72b93033d
1 changed files with 22 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
tb/test_axis_stat_counter.v
View File

@ -28,6 +28,18 @@ THE SOFTWARE.
module test_axis_stat_counter;
// parameters
parameter DATA_WIDTH = 64;
parameter KEEP_WIDTH = (DATA_WIDTH/8);
parameter TAG_ENABLE = 1;
parameter TAG_WIDTH = 16;
parameter TICK_COUNT_ENABLE = 1;
parameter TICK_COUNT_WIDTH = 32;
parameter BYTE_COUNT_ENABLE = 1;
parameter BYTE_COUNT_WIDTH = 32;
parameter FRAME_COUNT_ENABLE = 1;
parameter FRAME_COUNT_WIDTH = 32;
// Inputs
reg clk = 0;
reg rst = 0;
@ -76,7 +88,16 @@ initial begin
end
axis_stat_counter #(
.DATA_WIDTH(64)
.DATA_WIDTH(DATA_WIDTH),
.KEEP_WIDTH(KEEP_WIDTH),
.TAG_ENABLE(TAG_ENABLE),
.TAG_WIDTH(TAG_WIDTH),
.TICK_COUNT_ENABLE(TICK_COUNT_ENABLE),
.TICK_COUNT_WIDTH(TICK_COUNT_WIDTH),
.BYTE_COUNT_ENABLE(BYTE_COUNT_ENABLE),
.BYTE_COUNT_WIDTH(BYTE_COUNT_WIDTH),
.FRAME_COUNT_ENABLE(FRAME_COUNT_ENABLE),
.FRAME_COUNT_WIDTH(FRAME_COUNT_WIDTH)
)
UUT (
.clk(clk),