FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity

Remove some test cases

Browse Source
This commit is contained in:
Alex Forencich 2016-08-22 08:17:26 -07:00
parent 24f7aee8b2
commit e989f15ff4
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tb/test_axis_cobs_decode.py
View File

@ -260,7 +260,7 @@ def bench():
# testbench stimulus
for payload_len in list(range(1,33))+list(range(252,261))+[512,1024]:
for payload_len in list(range(1,33))+list(range(253,259))+[512]:
gen = prbs31()
for block in [bytearray([0]*payload_len),
bytearray([k%255+1 for k in range(payload_len)]),

2
tb/test_axis_cobs_encode.py
View File

@ -261,7 +261,7 @@ def bench():
# testbench stimulus
for payload_len in list(range(1,33))+list(range(252,261))+[512,1024]:
for payload_len in list(range(1,33))+list(range(253,259))+[512]:
gen = prbs31()
for block in [bytearray([0]*payload_len),
bytearray([k%255+1 for k in range(payload_len)]),

2
tb/test_axis_cobs_encode_zero_frame.py
View File

@ -261,7 +261,7 @@ def bench():
# testbench stimulus
for payload_len in list(range(1,33))+list(range(252,261))+[512,1024]:
for payload_len in list(range(1,33))+list(range(253,259))+[512]:
gen = prbs31()
for block in [bytearray([0]*payload_len),
bytearray([k%255+1 for k in range(payload_len)]),