FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Update readme

Browse Source
This commit is contained in:
Alex Forencich 2018-10-25 14:30:42 -07:00
parent ed4a2d73c2
commit ebe9d17bd5
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
README.md
View File

@ -100,6 +100,11 @@ count.
Wrappers can generated with axis_mux_wrap.py.
### axis_pipeline_register module
Parametrizable register pipeline. LENGTH parameter determines number of
register stages.
### axis_rate_limit module
Fractional rate limiter, supports word and frame modes. Inserts wait states