FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity

Initialize tkeep properly

Browse Source
This commit is contained in:
Alex Forencich 2014-11-20 22:52:52 -08:00
parent fc6ccd97fb
commit f35ecece83
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
rtl/arp_eth_tx_64.v
View File

@ -152,6 +152,7 @@ always @* begin
output_eth_hdr_valid_next = output_eth_hdr_valid_reg & ~output_eth_hdr_ready; output_eth_hdr_valid_next = output_eth_hdr_valid_reg & ~output_eth_hdr_ready;
output_eth_payload_tdata_int = 0; output_eth_payload_tdata_int = 0;
output_eth_payload_tkeep_int = 0;
output_eth_payload_tvalid_int = 0; output_eth_payload_tvalid_int = 0;
output_eth_payload_tlast_int = 0; output_eth_payload_tlast_int = 0;
output_eth_payload_tuser_int = 0; output_eth_payload_tuser_int = 0;