FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
451 Commits 1 Branch 0 Tags
Commit Graph

451 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Alex Forencich
cab7d367f2 Fix default width 2016-06-27 11:24:36 -07:00
Alex Forencich
b1dca3b57a Add missing declaration 2016-02-12 18:27:54 -08:00
Alex Forencich
f36256c541 Add 10G reference design for HXT100G 2016-01-25 19:11:42 -08:00
Alex Forencich
5eb0d9f578 Move invert to top-level module 2016-01-25 13:21:35 -08:00
Alex Forencich
eb8dd775a1 Add 10G reference design for DE5-Net 2016-01-25 00:53:06 -08:00
Alex Forencich
3f2d096249 Add XGMII interleaver and deinterleaver 2016-01-25 00:50:51 -08:00
Alex Forencich
c5b6202174 Update example design 2016-01-08 01:32:04 -08:00
Alex Forencich
152486bebd Update parametrization 2016-01-08 01:30:00 -08:00
Alex Forencich
9c01e114b4 Happy new year 2016-01-05 00:34:32 -08:00
Alex Forencich
1aee321620 merged changes in axis 2016-01-05 00:30:07 -08:00
Alex Forencich
be4034071b Happy new year 2016-01-05 00:24:20 -08:00
Alex Forencich
a98dfce099 Update output registers, remove extraneous resets, fix constant widths 2015-11-09 23:50:34 -08:00
Alex Forencich
4e8ef42031 merged changes in axis 2015-11-09 15:00:49 -08:00
Alex Forencich
7a9fdb5fc3 Add default case statements to avoid inferring latches 2015-11-09 14:54:14 -08:00
Alex Forencich
0d22a35bd8 Update output registers, remove extraneous resets, fix constant widths 2015-11-08 23:05:38 -08:00
Alex Forencich
0a79f24d3c Do not reset datapath registers in crosspoint switch 2015-11-08 17:27:13 -08:00
Alex Forencich
5fb4cb159b Reorganize register modules 2015-11-08 16:18:29 -08:00
Alex Forencich
0f0ebfb87d Reorganize FIFO modules 2015-11-07 01:15:11 -08:00
Alex Forencich
71235c0b92 64 bit Ethernet FCS checker optimizations 2015-11-03 15:32:23 -08:00
Alex Forencich
17bf03d7a2 10G MAC RX optimizations 2015-11-03 15:30:08 -08:00
Alex Forencich
26aacea6ef Remove unused code 2015-10-28 12:40:23 -07:00
Alex Forencich
73e0a1cff4 Fail outgoing frames on tvalid deassert 2015-10-20 16:05:23 -07:00
Alex Forencich
475f897a31 Unconditional increment length 2015-10-20 16:04:47 -07:00
Alex Forencich
2a59c7db1c Update generate scripts to use argparse 2015-10-19 19:26:59 -07:00
Alex Forencich
15fda58c7c merged changes in axis 2015-10-19 19:17:48 -07:00
Alex Forencich
7ea566e6d2 Update generate scripts to use argparse 2015-10-19 19:15:38 -07:00
Alex Forencich
61fe446797 merged changes in axis 2015-10-19 00:31:32 -07:00
Alex Forencich
dcad442e7c Improve timing performance of frame length adjust module 2015-10-19 00:30:50 -07:00
Alex Forencich
9d90f09de5 Rework CRC check 2015-10-09 22:56:52 -07:00
Alex Forencich
08afe3a5d2 Synchronize MAC status signals 2015-10-09 22:51:55 -07:00
Alex Forencich
cc5fead04d Convert to synchronous resets 2015-10-09 22:36:58 -07:00
Alex Forencich
55071645fd Update async FIFO instances 2015-10-09 22:35:25 -07:00
Alex Forencich
98b15b6226 merged changes in axis 2015-10-09 15:21:26 -07:00
Alex Forencich
364b537312 Synchronize status signals for both clock domains in async frame FIFO 2015-10-09 15:14:54 -07:00
Alex Forencich
382226ad59 Don't accept data until reset is complete 2015-10-08 23:46:59 -07:00
Alex Forencich
90ac361df5 Internal synchronous reset on async FIFOs 2015-10-08 13:03:42 -07:00
Alex Forencich
30a35c3d73 Convert async fifo to common reset 2015-10-08 12:52:51 -07:00
Alex Forencich
ca11618e6d Convert to synchronous resets 2015-10-08 11:26:32 -07:00
Alex Forencich
4156d8511a Rework CRC check 2015-08-07 12:13:44 -07:00
Alex Forencich
af8bed8237 Update for compatibility with older versions of Python 2015-07-14 08:29:54 -07:00
Alex Forencich
cf34be5b7c merged changes in axis 2015-07-14 08:29:17 -07:00
Alex Forencich
26b165227c Update for compatibility with older versions of Python 2015-07-14 08:27:49 -07:00
Alex Forencich
120f86f4cf Add SRL FIFO reset tests 2015-07-13 23:15:39 -07:00
Alex Forencich
ac97cffc2b Properly reset all registers 2015-07-13 23:15:09 -07:00
Alex Forencich
dfab866e99 Remove unused reg 2015-07-13 23:09:02 -07:00
Alex Forencich
88f3e97bad Update readme 2015-07-09 11:52:06 -07:00
Alex Forencich
2667c9c631 Update for compatibility with older version of Python 2015-07-09 11:35:55 -07:00
Alex Forencich
5d4ba0fdfb merged changes in axis 2015-07-09 11:35:39 -07:00
Alex Forencich
04e4ccc517 Update for compatibility with older version of Python 2015-07-09 11:25:49 -07:00
Alex Forencich
516c50d786 Add FIFO reset tests 2015-07-09 11:13:25 -07:00