FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
56 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Alex Forencich
385e358c08 Use non-broken myhdl 2014-12-03 18:02:53 -08:00
Alex Forencich
849f3c174a Add .travis.yml 2014-11-05 16:22:09 -08:00