FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
180 Commits 1 Branch 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Alex Forencich
47a3a50b65 Move preamble out of gmii endpoint 2015-03-03 23:47:27 -08:00
Alex Forencich
08dd43defc Add frame length asserts to gigabit MAC testbench 2015-02-28 23:08:53 -08:00
Alex Forencich
6dee616834 Add gigabit MAC module 2015-02-26 19:16:08 -08:00