FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
645 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Alex Forencich
3e28af152a Fix CI 2018-02-27 11:00:31 -08:00
Alex Forencich
ae7758d835 Add .travis.yml 2015-03-21 22:31:22 -07:00