FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
984 Commits 1 Branch 0 Tags
Commit Graph

7 Commits

Author SHA1 Message Date
Alex Forencich
98a324a0ea Lock package versions 2021-12-27 16:54:20 -08:00
Alex Forencich
7f9657009b Specify min tox and venv versions 2021-12-27 16:53:30 -08:00
Alex Forencich
5cf2bcec4d Use available python 3 2021-12-27 16:52:17 -08:00
Alex Forencich
e8c28e00cd Update tox configuration 2021-09-13 13:02:17 -07:00
Alex Forencich
a3f6e36777 Use release version of cocotb for CI 2021-03-17 19:41:07 -07:00
Alex Forencich
4a98858bea Forward arguments to pytest 2020-12-28 20:19:46 -08:00
Alex Forencich
a894af4815 Add tox.ini 2020-12-28 01:12:08 -08:00