FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
326 Commits 1 Branch 0 Tags
Commit Graph

5 Commits

Author SHA1 Message Date
Alex Forencich
fc5964ab90 Update package versions 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2022-09-07 20:00:01 -07:00
Alex Forencich
96716b0556 Lock package versions 2021-12-27 16:54:24 -08:00
Alex Forencich
fef6b167bc Specify min tox and venv versions 2021-12-27 16:53:40 -08:00
Alex Forencich
61fbb2d76f Use available python 3 2021-12-27 16:51:58 -08:00
Alex Forencich
17ba806687 Add tox and pytest configuration 2021-04-03 16:36:46 -07:00