FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
1,178 Commits 1 Branch 0 Tags
Commit Graph

1 Commits

Author SHA1 Message Date
Alex Forencich
a05d1a4550 Rename Arista_7132LB to DCS7132LB 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
 2024-01-14 15:45:38 -08:00