mirror of
https://github.com/alexforencich/verilog-ethernet.git
synced 2025-01-14 06:43:18 +08:00
26 lines
402 B
Makefile
26 lines
402 B
Makefile
# Targets
|
|
TARGETS:=
|
|
|
|
# Subdirectories
|
|
SUBDIRS = fpga
|
|
SUBDIRS_CLEAN = $(patsubst %,%.clean,$(SUBDIRS))
|
|
|
|
# Rules
|
|
.PHONY: all
|
|
all: $(SUBDIRS) $(TARGETS)
|
|
|
|
.PHONY: $(SUBDIRS)
|
|
$(SUBDIRS):
|
|
cd $@ && $(MAKE)
|
|
|
|
.PHONY: $(SUBDIRS_CLEAN)
|
|
$(SUBDIRS_CLEAN):
|
|
cd $(@:.clean=) && $(MAKE) clean
|
|
|
|
.PHONY: clean
|
|
clean: $(SUBDIRS_CLEAN)
|
|
-rm -rf $(TARGETS)
|
|
|
|
program:
|
|
#djtgcfg prog -d Atlys --index 0 --file fpga/fpga.bit
|