FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ZCU102
History
Alex Forencich dc58b2447f Use quad wrappers in ZCU102 example design 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-26 12:42:39 -07:00
..
fpga
Use quad wrappers in ZCU102 example design
2023-08-26 12:42:39 -07:00