FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/AU200/fpga_25g/fpga_AU200
History
Alex Forencich 49513b45d4 Merge AU200, AU250, and VCU1525 designs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-10-12 22:51:07 -07:00
..
config.tcl
Merge AU200, AU250, and VCU1525 designs
2023-10-12 22:51:07 -07:00
Makefile
Merge AU200, AU250, and VCU1525 designs
2023-10-12 22:51:07 -07:00