FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ExaNIC_X10
History
Alex Forencich f9eda00d68 Use quad wrappers in ExaNIC X10 example design 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-26 12:43:29 -07:00
..
fpga
Use quad wrappers in ExaNIC X10 example design
2023-08-26 12:43:29 -07:00