FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/S10MX_DK/fpga_10g/common
History
Alex Forencich b6a9092a9f Update makefiles for Intel devices 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-13 17:46:34 -07:00
..
quartus_pro.mk
Update makefiles for Intel devices
2023-07-13 17:46:34 -07:00