This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
verilog-ethernet
Watch
1
Star
0
Fork
0
You've already forked verilog-ethernet
mirror of
https://github.com/alexforencich/verilog-ethernet.git
synced
2025-02-04 07:13:13 +08:00
Code
Issues
Projects
Releases
Wiki
Activity
verilog-ethernet
/
syn
/
vivado
History
Alex Forencich
90e6dfc638
Use phase detector in PTP CDC module for coarse period tuning, use 9 LSBs of timestamp for fine sync to avoid rollover corrections, reduce FNS comparison width to 4 bits
...
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-09-23 14:58:44 -07:00
..
eth_mac_1g_gmii.tcl
Update TCL timing constraints to handle clocks from OOC IP that are not constrained during synthesis
2023-07-26 14:59:19 -07:00
eth_mac_1g_rgmii.tcl
Update TCL timing constraints to handle clocks from OOC IP that are not constrained during synthesis
2023-07-26 14:59:19 -07:00
eth_mac_fifo.tcl
Update TCL timing constraints to handle clocks from OOC IP that are not constrained during synthesis
2023-07-26 14:59:19 -07:00
eth_mac.tcl
Update TCL timing constraints to handle clocks from OOC IP that are not constrained during synthesis
2023-07-26 14:59:19 -07:00
gmii_phy_if.tcl
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
mii_phy_if.tcl
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
ptp_clock_cdc.tcl
Use phase detector in PTP CDC module for coarse period tuning, use 9 LSBs of timestamp for fine sync to avoid rollover corrections, reduce FNS comparison width to 4 bits
2023-09-23 14:58:44 -07:00
rgmii_phy_if.tcl
Update TCL timing constraints to handle clocks from OOC IP that are not constrained during synthesis
2023-07-26 14:59:19 -07:00
