FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/VCU118
History
Alex Forencich 05770c5a1b Rework GT instances in VCU118 designs
2021-10-19 22:13:02 -07:00
..
fpga_1g
Update VCU118 XDC
2021-10-19 22:11:56 -07:00
fpga_10g
Rework GT instances in VCU118 designs
2021-10-19 22:13:02 -07:00
fpga_25g
Rework GT instances in VCU118 designs
2021-10-19 22:13:02 -07:00