FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/fb2CG/fpga_25g/fpga_10g
History
Alex Forencich c673ddbc14 Use quad wrappers in fb2CG@KU15P example design 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-26 00:37:44 -07:00
..
config.tcl
Use unified 10G/25G design for fb2CG@KU15P
2023-07-13 21:34:53 -07:00
Makefile
Use quad wrappers in fb2CG@KU15P example design
2023-08-26 00:37:44 -07:00