FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/tb/axis_ep.py
Alex Forencich ccd94dc3ed Replace axis_ep.py with symlink
2015-05-07 19:11:31 -07:00

Symbolic link
1 line
25 B
Python
Raw Blame History

../lib/axis/tb/axis_ep.py
Reference in New Issue View Git Blame Copy Permalink