This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
verilog-ethernet
Watch
1
Star
0
Fork
0
You've already forked verilog-ethernet
mirror of
https://github.com/alexforencich/verilog-ethernet.git
synced
2025-01-14 06:43:18 +08:00
Code
Issues
Projects
Releases
Wiki
Activity
verilog-ethernet
/
syn
History
Alex Forencich
b7f3faa628
Add timing constraints for Quartus Prime Pro
2021-05-18 16:02:36 -07:00
..
quartus
Reorganize timing constraints
2021-05-16 23:28:00 -07:00
quartus_pro
Add timing constraints for Quartus Prime Pro
2021-05-18 16:02:36 -07:00
vivado
Reorganize timing constraints
2021-05-16 23:28:00 -07:00