FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/KC705/fpga_gmii/rtl
History
Alex Forencich 2abb413854 Fix signal name
2019-05-02 20:30:37 -07:00
..
debounce_switch.v
Add KC705 GMII example design
2019-05-02 19:29:47 -07:00
fpga_core.v
Add KC705 GMII example design
2019-05-02 19:29:47 -07:00
fpga.v
Fix signal name
2019-05-02 20:30:37 -07:00
sync_reset.v
Add KC705 GMII example design
2019-05-02 19:29:47 -07:00
sync_signal.v
Add KC705 GMII example design
2019-05-02 19:29:47 -07:00