FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/KC705/fpga_gmii/tb/axis_ep.py
Alex Forencich 1d61626785 Add KC705 GMII example design
2019-05-02 19:29:47 -07:00

Symbolic link
1 line
24 B
Python
Raw Blame History

../lib/eth/tb/axis_ep.py
Reference in New Issue View Git Blame Copy Permalink