FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-28 07:03:08 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/tb/axis_baser_tx_64
History
Alex Forencich 20c542051d Use cfg prefix for configuration signals 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-22 17:14:52 -07:00
..
baser.py
Add cocotb testbenches for AXI stream BASE-R TX and RX modules
2021-10-15 01:08:14 -07:00
Makefile
Add TX PTP timestamp enable bit in tuser
2023-07-17 10:58:40 -07:00
test_axis_baser_tx_64.py
Use cfg prefix for configuration signals
2023-08-22 17:14:52 -07:00