FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-21 06:53:10 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/ExaNIC_X10/fpga/tb/udp_ep.py
Alex Forencich 82454e4ae1 Add ExaNIC X10 example design
2019-01-08 17:22:01 -08:00

Symbolic link
1 line
23 B
Python
Raw Blame History

../lib/eth/tb/udp_ep.py
Reference in New Issue View Git Blame Copy Permalink