FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-02-04 07:13:13 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/VCU118/fpga_25g/tb/gmii_ep.py
Alex Forencich 1eb9c39ed3 Add VCU118 25G example design
2019-06-19 23:25:06 -07:00

Symbolic link
1 line
24 B
Python
Raw Blame History

../lib/eth/tb/gmii_ep.py
Reference in New Issue View Git Blame Copy Permalink