FPGA/verilog-ethernet
1
0
Fork 0
mirror of https://github.com/alexforencich/verilog-ethernet.git synced 2025-01-14 06:43:18 +08:00
Code Issues Projects Releases Wiki Activity
verilog-ethernet/example/VCU118
History
Alex Forencich 298ae4defa Update MAC module instantiation
2018-06-13 22:16:02 -07:00
..
fpga_1g
Update MAC module instantiation
2018-06-13 22:16:02 -07:00
fpga_10g
Add VCU118 10G example design
2018-06-13 19:30:07 -07:00